Skip to content
VLSI Mentor
All UVM RAL labs
UVM RAL Verification Labs
Lab 12of 25

  1. RAL Foundations and Register Modeling5

  2. Register Access and State Synchronization5

  3. Register Access Policies and Hardware Side Effects5

  4. Advanced Register Architecture and Verification5

  5. Expert RAL Debugging and Integrated IP Verification5

Lab 12Register Access Policies and Hardware Side EffectsPublished

Write-One and Write-Zero Access Policies

Intermediate~90 min

Problem statement

How do you implement and verify W1C, W1S, W0C, and W0S field behavior in RTL and the RAL model?

Learning objective

Implement write-one-to-clear/set and write-zero-to-clear/set fields in RTL and prove the RAL model predicts the same post-write value for every bit pattern.

Prerequisite concepts

  • RO, RW and WO field verification (Lab 11)
  • Bitwise masking in RTL

Concepts covered

  • W1C
  • W1S
  • W0C
  • W0S
  • Field prediction
This lab is part of UVM RAL Verification Labs

Unlock the complete lab with the UVM RAL Verification Labs collection.

Back to all labs