Skip to content
VLSI Mentor
All UVM RAL labs
UVM RAL Verification Labs
Lab 15of 25

  1. RAL Foundations and Register Modeling5

  2. Register Access and State Synchronization5

  3. Register Access Policies and Hardware Side Effects5

  4. Advanced Register Architecture and Verification5

  5. Expert RAL Debugging and Integrated IP Verification5

Lab 15Register Access Policies and Hardware Side EffectsPublished

Register Reset Verification

Intermediate~90 min

Problem statement

How do you verify register reset values across RTL, RAL prediction, and frontdoor readback, including reset during active register traffic?

Learning objective

Check every register's reset value through the model and frontdoor readback, and keep the model consistent when reset asserts in the middle of register traffic.

Prerequisite concepts

  • Field reset values (Lab 02)
  • Hardware-updated status registers (Lab 14)

Concepts covered

  • Reset value
  • reset()
  • get_reset()
  • Mid-traffic reset
This lab is part of UVM RAL Verification Labs

Unlock the complete lab with the UVM RAL Verification Labs collection.

Back to all labs