Skip to content
VLSI Mentor
All UVM RAL labs
UVM RAL Verification Labs
Lab 3of 25

  1. RAL Foundations and Register Modeling5

  2. Register Access and State Synchronization5

  3. Register Access Policies and Hardware Side Effects5

  4. Advanced Register Architecture and Verification5

  5. Expert RAL Debugging and Integrated IP Verification5

Lab 03RAL Foundations and Register ModelingPublished

Register Block and Address Map

Beginner~75 min

Problem statement

How do you construct a uvm_reg_block, configure its address map, and verify register offsets against the RTL address decoder?

Learning objective

Build a uvm_reg_block with a default map, place each register at its specified offset, and confirm every offset against the RTL decoder.

Prerequisite concepts

  • uvm_reg and uvm_reg_field models (Labs 01–02)
  • RTL address decoding

Concepts covered

  • uvm_reg_block
  • create_map()
  • add_reg()
  • Offsets
  • lock_model()
This lab is part of UVM RAL Verification Labs

Unlock the complete lab with the UVM RAL Verification Labs collection.

Back to all labs