Skip to content
VLSI Mentor
All UVM RAL labs
UVM RAL Verification Labs
Lab 16of 25

  1. RAL Foundations and Register Modeling5

  2. Register Access and State Synchronization5

  3. Register Access Policies and Hardware Side Effects5

  4. Advanced Register Architecture and Verification5

  5. Expert RAL Debugging and Integrated IP Verification5

Lab 16Advanced Register Architecture and VerificationPublished

Register Arrays and Address Decoding

Advanced~90 min

Problem statement

How do you model and verify a register array with unique offsets, repeated instances, and correct address decoding?

Learning objective

Model a repeated register as an indexed array with unique offsets and prove that each instance decodes to its own storage with no aliasing.

Prerequisite concepts

  • Register block and address map (Lab 03)
  • Frontdoor vs backdoor checks (Lab 08)

Concepts covered

  • Register arrays
  • Indexed offsets
  • Unique decoding
  • Aliasing
This lab is part of UVM RAL Verification Labs

Unlock the complete lab with the UVM RAL Verification Labs collection.

Back to all labs