Skip to content
VLSI Mentor
All UVM RAL labs
UVM RAL Verification Labs
Lab 25of 25

  1. RAL Foundations and Register Modeling5

  2. Register Access and State Synchronization5

  3. Register Access Policies and Hardware Side Effects5

  4. Advanced Register Architecture and Verification5

  5. Expert RAL Debugging and Integrated IP Verification5

Lab 25Expert RAL Debugging and Integrated IP VerificationPublished

Complete RTL IP RAL Verification

Advanced~180 min

Problem statement

How do you build an end-to-end UVM RAL verification solution for a register-mapped RTL peripheral covering reset, access policies, prediction, backdoor access, hardware event status, and error reporting?

Learning objective

Assemble a complete RAL environment for a register-mapped peripheral and verify its reset, access policies, prediction, backdoor access, hardware event status and error responses.

Prerequisite concepts

  • Every earlier module
  • APB error responses (PSLVERR)
  • Hardware-set status registers (Labs 14 and 24)

Concepts covered

  • End-to-end RAL
  • Event status registers
  • Error reporting
  • Register peripheral
This lab is part of UVM RAL Verification Labs

Unlock the complete lab with the UVM RAL Verification Labs collection.

Back to all labs