Synchronous FIFO

Build a FIFO with full, empty and count from wrapped pointers, and check it against a queue model under simultaneous read and write.

Advanced~60 minSelf-checking testbench

Concepts covered

Circular buffer
Pointer wrap
Full/empty logic
Queue scoreboard

This lab is part of VHDL Labs

Unlock the complete lab — specification, engineering explanation, VHDL-2008 RTL, a self-checking testbench, the simulation transcript and waveform, measured design mistakes and a verification checklist — with the VHDL Labs package.

Problem statement & specification
Complete VHDL-2008 RTL
Self-checking testbench
Simulation transcript & waveform
Measured design mistakes
Verification checklist

Back to all labs

Combinational RTL Design6

Sequential Logic6

FSM & Control Design6

Datapath & Memory6

Advanced RTL & Verification6

Synchronous FIFO