All VHDL labs
VHDL Labs
Lab 6of 30
Combinational RTL Design6
Sequential Logic6
FSM & Control Design6
Datapath & Memory6
Advanced RTL & Verification6
Combinational RTL DesignPublished
4-bit Arithmetic Logic Unit
Implement add, subtract and logic operations with carry, zero and overflow flags using numeric_std signed and unsigned arithmetic.
Intermediate~50 minSelf-checking testbench
Concepts covered
- numeric_std
- signed vs unsigned
- Carry and overflow
- Opcode decoding
This lab is part of VHDL Labs
Unlock the complete lab — specification, engineering explanation, VHDL-2008 RTL, a self-checking testbench, the simulation transcript and waveform, measured design mistakes and a verification checklist — with the VHDL Labs package.
- Problem statement & specification
- Complete VHDL-2008 RTL
- Self-checking testbench
- Simulation transcript & waveform
- Measured design mistakes
- Verification checklist