All VHDL labs
VHDL Labs
Lab 14of 30
Combinational RTL Design6
Sequential Logic6
FSM & Control Design6
Datapath & Memory6
Advanced RTL & Verification6
FSM & Control DesignPublished
Mealy Sequence Detector
Detect the same pattern with a Mealy machine and measure the one-clock lead its output has over the Moore version.
Intermediate~45 minSelf-checking testbench
Concepts covered
- Mealy output
- Output timing
- State count
- Sliding-window oracle
This lab is part of VHDL Labs
Unlock the complete lab — specification, engineering explanation, VHDL-2008 RTL, a self-checking testbench, the simulation transcript and waveform, measured design mistakes and a verification checklist — with the VHDL Labs package.
- Problem statement & specification
- Complete VHDL-2008 RTL
- Self-checking testbench
- Simulation transcript & waveform
- Measured design mistakes
- Verification checklist