All VHDL labs
VHDL Labs
Lab 9of 30
Combinational RTL Design6
Sequential Logic6
FSM & Control Design6
Datapath & Memory6
Advanced RTL & Verification6
Sequential LogicPublished
Shift Register with Enable
Build a serial-in parallel-out shift register that advances only when enabled, and check every bit position over time.
Beginner~35 minSelf-checking testbench
Concepts covered
- Shift via concatenation
- Clock enable
- Generic width
- Reference model
This lab is part of VHDL Labs
Unlock the complete lab — specification, engineering explanation, VHDL-2008 RTL, a self-checking testbench, the simulation transcript and waveform, measured design mistakes and a verification checklist — with the VHDL Labs package.
- Problem statement & specification
- Complete VHDL-2008 RTL
- Self-checking testbench
- Simulation transcript & waveform
- Measured design mistakes
- Verification checklist