All VHDL labs
VHDL Labs
Lab 10of 30
Combinational RTL Design6
Sequential Logic6
FSM & Control Design6
Datapath & Memory6
Advanced RTL & Verification6
Sequential LogicPublished
4-bit Up/Down Counter
Count up or down under control with enable and synchronous load, and verify wrap-around in both directions.
Intermediate~40 minSelf-checking testbench
Concepts covered
- unsigned arithmetic
- Wrap-around
- Synchronous load
- Control priority
This lab is part of VHDL Labs
Unlock the complete lab — specification, engineering explanation, VHDL-2008 RTL, a self-checking testbench, the simulation transcript and waveform, measured design mistakes and a verification checklist — with the VHDL Labs package.
- Problem statement & specification
- Complete VHDL-2008 RTL
- Self-checking testbench
- Simulation transcript & waveform
- Measured design mistakes
- Verification checklist