All VHDL labs
VHDL Labs
Lab 22of 30
Combinational RTL Design6
Sequential Logic6
FSM & Control Design6
Datapath & Memory6
Advanced RTL & Verification6
Datapath & MemoryPublished
Single-Port Synchronous RAM
Infer a block-RAM-style single-port memory with registered read data, and verify its one-cycle read latency.
Intermediate~45 minSelf-checking testbench
Concepts covered
- RAM inference
- Read latency
- Read-first vs write-first
- Memory model
This lab is part of VHDL Labs
Unlock the complete lab — specification, engineering explanation, VHDL-2008 RTL, a self-checking testbench, the simulation transcript and waveform, measured design mistakes and a verification checklist — with the VHDL Labs package.
- Problem statement & specification
- Complete VHDL-2008 RTL
- Self-checking testbench
- Simulation transcript & waveform
- Measured design mistakes
- Verification checklist