Skip to content
VLSI Mentor
All UVM Verification labs
  1. UVM Foundations and Simulation Lifecycle5

  2. Driver, Monitor, Sequencer and Agent5

  3. Sequences, Constraints and Stimulus Control5

  4. Configuration, Factory and Reusability5

  5. Scoreboards, Reference Models and Data Integrity5

  6. Functional Coverage and Coverage Closure5

  7. Protocol Verification and Multi-Agent Environments5

  8. Reset, Concurrency and Advanced UVM Communication5

  9. Debugging, Robustness and Verification Quality5

  10. Production-Style UVM Verification Projects5

UVM-19Configuration, Factory and ReusabilityPublished

Parameterized Agent Across 8-bit and 32-bit Datapaths

How do you parameterize and reuse a UVM agent across 8-bit and 32-bit datapath interfaces?

Intermediate~90 min
Concepts covered
  • Parameterized classes
  • Parameterized interfaces
  • Specialization registration
This lab is part of UVM Verification Labs

Unlock the complete lab with the UVM Verification Labs collection.

Back to all labs