Skip to content
VLSI Mentor
All UVM Verification labs
UVM Verification Labs
Lab 38of 50

  1. UVM Foundations and Simulation Lifecycle5

  2. Driver, Monitor, Sequencer and Agent5

  3. Sequences, Constraints and Stimulus Control5

  4. Configuration, Factory and Reusability5

  5. Scoreboards, Reference Models and Data Integrity5

  6. Functional Coverage and Coverage Closure5

  7. Protocol Verification and Multi-Agent Environments5

  8. Reset, Concurrency and Advanced UVM Communication5

  9. Debugging, Robustness and Verification Quality5

  10. Production-Style UVM Verification Projects5

UVM-38Reset, Concurrency and Advanced UVM CommunicationPublished

Analysis Ports, Exports and FIFOs

How do you use analysis ports, analysis exports and analysis FIFOs to connect multiple UVM subscribers?

Advanced~105 min
Concepts covered
  • uvm_analysis_port
  • uvm_analysis_export
  • uvm_tlm_analysis_fifo
This lab is part of UVM Verification Labs

Unlock the complete lab with the UVM Verification Labs collection.

Back to all labs