Skip to content
VLSI Mentor
All UVM Verification labs
  1. UVM Foundations and Simulation Lifecycle5

  2. Driver, Monitor, Sequencer and Agent5

  3. Sequences, Constraints and Stimulus Control5

  4. Configuration, Factory and Reusability5

  5. Scoreboards, Reference Models and Data Integrity5

  6. Functional Coverage and Coverage Closure5

  7. Protocol Verification and Multi-Agent Environments5

  8. Reset, Concurrency and Advanced UVM Communication5

  9. Debugging, Robustness and Verification Quality5

  10. Production-Style UVM Verification Projects5

UVM-33Protocol Verification and Multi-Agent EnvironmentsPublished

AXI4-Lite Slave with Independent Channels

How do you build a UVM environment for an AXI4-Lite slave with independent address and data channels?

Advanced~135 min
Concepts covered
  • AW / W / B / AR / R channels
  • Channel independence
  • Response checking
This lab is part of UVM Verification Labs

Unlock the complete lab with the UVM Verification Labs collection.

Back to all labs