Skip to content
VLSI Mentor
All SystemVerilog labs
SystemVerilog Labs
Lab 5of 60

  1. SystemVerilog RTL Foundations6

  2. Strong Typing & Data Modeling6

  3. Parameters, Packages & Reuse5

  4. Interfaces & Modports5

  5. Assertions & Temporal Reasoning7

  6. Testbench Architecture5

  7. OOP Verification Foundations6

  8. Concurrency & Communication5

  9. Constrained Random6

  10. Functional Coverage5

  11. Integrated Verification Projects4

SystemVerilog RTL FoundationsPublished

unique, priority and the Cost of a Careless case

Build a decoder with overlapping case items, then use unique and priority to state which overlaps are legal — and watch a simulation-time violation catch a bug synthesis silently accepted.

Intermediate~40 minSelf-checking testbench2 challenges
Concepts covered
  • unique case
  • priority case
  • Full/parallel intent
This lab is part of SystemVerilog Labs

Unlock the complete lab — language semantics, hardware meaning, complete SystemVerilog source, a self-checking testbench, compiler-diagnostic evidence, debugging walkthroughs and challenges — with the SystemVerilog Labs package.

  • Language semantics & hardware meaning
  • Complete, runnable SystemVerilog
  • Self-checking testbench
  • Compiler-diagnostic evidence
  • Debugging walkthroughs
  • 2 progressive challenges
Back to all labs