VHDL — Tutorials & Labs

189Total topics

20Chapters

189Topics live

20 / 20Active chapters

Expert-Crafted Content

Written by FPGA engineers — strongly-typed, synthesizable VHDL the way real teams ship it to silicon.

Interview-Ready Depth

Topics mirror what FPGA, aerospace, and defence VHDL interviews actually test — types, processes, packages.

Zero Knowledge Gaps

Progressive chapters — foundations, modeling styles, sequential logic, and reuse — nothing assumed, nothing skipped.

VHDL Complete Curriculum

Your Learning Roadmap

20 chapters · 189 topics — from foundations to FPGA design and capstones.

189of 189 topics live

100% complete

Chapter 1

VHDL Fundamentals

1.1What VHDL Is and Why It Exists 1.2VHDL vs Verilog 1.3Describing Hardware, Not Writing Software 1.4VHDL Design Units 1.5Entities and Architectures 1.6Ports and Port Modes 1.7Libraries and the use Clause 1.8The std_logic_1164 Package 1.9Compilation, Elaboration, and the Build Flow 1.10Simulation vs Synthesis 1.11Your First VHDL Design 1.12Tool Setup for VHDL

Chapter 2

VHDL Data Types

2.1The VHDL Type System and Strong Typing 2.2The Nine Values of std_logic 2.3std_logic vs bit and boolean 2.4std_logic_vector and Buses 2.5Resolved vs Unresolved Types 2.6Integer Types and Ranges 2.7Enumeration Types 2.8numeric_std: signed and unsigned 2.9Type Conversions and Casting 2.10Array Types 2.11Record Types 2.12Subtypes and Range Constraints 2.13Physical Types and time

Chapter 3

Signals and Hardware Behavior

3.1Signals vs Variables 3.2Signal Assignment in VHDL 3.3Declaring Signals and Their Scope 3.4Delta Cycles and the Simulation Engine 3.5Drivers and the Driver Model 3.6Multiple Drivers and Contention 3.7Inertial vs Transport Delay 3.8Initial Values, U, and Uninitialized Hardware 3.9Signals as the Model of Real Wires

Chapter 4

Concurrent Statements

4.1The Concurrent Execution Model 4.2Concurrent Signal Assignment 4.3Conditional Signal Assignment (when/else)4.4Selected Signal Assignment (with/select)4.5Logical and Boolean Operators 4.6Component Instantiation and Structure 4.7Port Maps — Named and Positional 4.8Generate Statements 4.9Concurrent vs Sequential Statements

Chapter 5

Sequential Statements and Processes

5.1The Process Statement 5.2The Sensitivity List 5.3How a Process Executes 5.4The if Statement 5.5The case Statement 5.6Loops — for, while, and loop 5.7Variables Inside Processes 5.8The wait Statement 5.9Sequential Signal Assignment and Last-Assignment-Wins

Chapter 6

Combinational Logic Design

6.1Modeling Combinational Logic 6.2Combinational Processes 6.3Unintended Latches 6.4Default Assignments and Latch Avoidance 6.5Multiplexers 6.6Decoders and Encoders 6.7Arithmetic Circuits 6.8Combinational Loops and Why to Avoid Them

Chapter 7

Sequential Logic Design

7.1Modeling Sequential Logic 7.2Detecting the Clock Edge 7.3The D Flip-Flop 7.4Registers and Register Banks 7.5Clock Enables 7.6Counters 7.7Shift Registers 7.8Gated Clocks and Why to Avoid Them 7.9Signals vs Variables in Clocked Processes

Chapter 8

Reset Design

8.1Why Reset Design Matters 8.2Synchronous Reset 8.3Asynchronous Reset 8.4Synchronous vs Asynchronous Reset 8.5Reset Release and Removal Recovery 8.6Reset Best Practices

Chapter 9

Finite State Machines

9.1FSM Fundamentals 9.2Moore vs Mealy Machines 9.3State Encoding 9.4The Two-Process FSM 9.5The One-Process FSM 9.6The Three-Process FSM 9.7FSM Output Logic and Registered Outputs 9.8Safe FSMs and Illegal-State Recovery 9.9Common FSM Bugs

Chapter 10

Packages and Reuse

10.1Packages and Package Bodies 10.2Constants and Shared Definitions 10.3Shared Types and Subtypes in Packages 10.4Libraries, work, and Compilation Order 10.5The Standard IEEE Packages 10.6Designing for Reuse

Chapter 11

Functions and Procedures

11.1Subprograms — Functions and Procedures 11.2Functions 11.3Procedures 11.4Subprogram Parameters and Modes 11.5Operator and Subprogram Overloading 11.6Conversion Functions 11.7Synthesizable Subprograms 11.8Pure vs Impure Functions

Chapter 12

Generics and Parameterized Design

12.1Generics — Parameterizing Entities 12.2Width-Generic Design 12.3Generic Maps and Instantiation 12.4Generics with Generate Statements 12.5Constant and Type Generics 12.6Parameterized Memories and FIFOs 12.7Parameterized Design Patterns

Chapter 13

Advanced Data Structures

13.1Arrays of Records 13.2Multidimensional and Nested Arrays 13.3Unconstrained Array Types 13.4Records as Bus Interfaces 13.5Memory and RAM/ROM Modeling 13.6Protected Types 13.7Access Types and Dynamic Memory

Chapter 14

Testbench Development

14.1Testbench Fundamentals 14.2Stimulus Generation 14.3Clock and Reset Generation 14.4Self-Checking Testbenches 14.5assert and report Statements 14.6File I/O with textio 14.7Data-Driven and Vector-Based Testing 14.8Randomized Stimulus in VHDL 14.9Behavioral and Reference Models 14.10VHDL Verification Frameworks

Chapter 15

Debugging and Simulation

15.1The VHDL Simulation Cycle 15.2Reading Waveforms 15.3Debugging X and U Propagation 15.4Delta-Cycle and Race Bugs 15.5Simulation vs Synthesis Mismatches 15.6A Debugging Methodology for RTL 15.7Assertions as Debug Instruments 15.8Simulation Performance and Logging

Chapter 16

Synthesis and RTL Implementation

16.1What Synthesis Actually Does 16.2The Synthesizable Subset of VHDL 16.3Inferring Flip-Flops, Latches, and Logic 16.4RTL Coding Style for Synthesis 16.5Synthesizing Arithmetic 16.6Timing, Critical Paths, and Pipelining 16.7Resource Sharing and Optimization 16.8Synthesis Attributes and Constraints 16.9VHDL-2008 for Synthesis

Chapter 17

FPGA-Oriented VHDL Design

17.1FPGA Architecture for RTL Designers 17.2Inferring Block RAM 17.3Inferring DSP and Multiplier Blocks 17.4Clocking Resources and Clock Management 17.5Clock Domain Crossing 17.6CDC FIFOs and Handshake Synchronizers 17.7I/O, Constraints, and Timing Closure 17.8FPGA Coding Best Practices

Chapter 18

Advanced RTL Design

18.1Pipelining 18.2Handshaking Protocols 18.3FIFO Design 18.4Arbiters and Resource Arbitration 18.5Datapath and Control Separation 18.6Structuring Large RTL Designs 18.7Low-Power RTL Techniques 18.8Timing-Driven RTL Design

Chapter 19

Interview and Industry Readiness

19.1VHDL Interview Foundations 19.2Signal vs Variable — Interview Deep Dive 19.3Latch Inference — Interview Deep Dive 19.4Reset and Clocking Interview Questions 19.5FSM Interview Questions 19.6RTL Design Problems 19.7Debugging and Sim/Synth Interview Questions 19.8The Industry RTL Workflow

Chapter 20

Capstone Projects

20.1Capstone: UART Transceiver 20.2Capstone: SPI Controller 20.3Capstone: Parameterized FIFO 20.4Capstone: Pipelined ALU 20.5Capstone: Memory Controller 20.6Capstone: Integrating a Small SoC Block