Gate-Level Simulation (GLS) Lab.
RTL Design Verification Using Gate-Level Simulation
A structured, hands-on engineering lab covering RTL-to-gate-level verification, synthesis behavior, X propagation, SDF timing annotation, timing violations, waveform debugging, and industry-style GLS verification workflows.
Five modules — simulation setup to signoff
GLS Fundamentals and Simulation Setup
Netlist generation, cell models, zero-delay comparison, X/Z propagation and a first RTL-versus-GLS regression.
GLS-001 · GLS-002 · GLS-003 · GLS-004 · GLS-005 · GLS-006 · GLS-007 · GLS-008 · GLS-009 · GLS-010
RTL Coding Techniques and Synthesis Behavior
Assignment semantics, latches, case statements, FSMs, resets, enables and width errors after synthesis.
GLS-011 · GLS-012 · GLS-013 · GLS-014 · GLS-015 · GLS-016 · GLS-017 · GLS-018 · GLS-019 · GLS-020
Timing-Aware GLS and SDF Annotation
SDF annotation, min/typ/max delays, setup, hold, recovery/removal and pulse-width violations, STA correlation.
GLS-021 · GLS-022 · GLS-023 · GLS-024 · GLS-025 · GLS-026 · GLS-027 · GLS-028 · GLS-029 · GLS-030
Advanced GLS Verification and Debugging
Race-free sampling, handshakes and FIFOs under delay, reset release, CDC, clock gating and regression triage.
GLS-031 · GLS-032 · GLS-033 · GLS-034 · GLS-035 · GLS-036 · GLS-037 · GLS-038 · GLS-039 · GLS-040
Industry-Style GLS Debugging and Signoff
Reset and power-on assumptions, multi-cycle and pipelined paths, automated regression and end-to-end signoff.
GLS-041 · GLS-042 · GLS-043 · GLS-044 · GLS-045 · GLS-046 · GLS-047 · GLS-048 · GLS-049 · GLS-050
Lab numbers are stable IDs (Lab 21 is GLS-021).
All 50 labs
Search and filter the full curriculum. Titles, previews and metadata are free to browse — full lab content requires the labs package.
Module 1GLS Fundamentals and Simulation Setup
Netlist generation, cell models, zero-delay comparison, X/Z propagation and a first RTL-versus-GLS regression.
- Lab 1GLS Fundamentals and Simulation Setup
Why RTL Passes but GLS Fails
Why can RTL simulation pass while gate-level simulation fails?
Foundation·60 min·Testbench·3 challengesFoundationPublishedPaid - Lab 2GLS Fundamentals and Simulation Setup
Generating a Gate-Level Netlist
How do you generate a gate-level netlist from synthesizable RTL?
Foundation·60 min·Testbench·3 challengesFoundationPublishedPaid - Lab 3GLS Fundamentals and Simulation Setup
A GLS Testbench for a Synthesized Netlist
How do you build a GLS testbench using a synthesized netlist?
Foundation·60 min·Testbench·3 challengesFoundationPublishedPaid - Lab 4GLS Fundamentals and Simulation Setup
Standard-Cell Models in GLS
How do standard-cell models affect gate-level simulation behavior?
Foundation·60 min·Testbench·3 challengesFoundationPublishedPaid - Lab 5GLS Fundamentals and Simulation Setup
Comparing RTL and Zero-Delay GLS
How do you compare RTL and zero-delay gate-level simulation outputs?
Foundation·60 min·Testbench·3 challengesFoundationPublishedPaid - Lab 6GLS Fundamentals and Simulation Setup
Netlist Elaboration Errors
How do you identify and resolve netlist elaboration errors?
Foundation·60 min·Testbench·3 challengesFoundationPublishedPaid - Lab 7GLS Fundamentals and Simulation Setup
Reset and Initialization: RTL vs GLS
How do reset and initialization behavior differ between RTL and GLS?
Foundation·60 min·Testbench·3 challengesFoundationPublishedPaid - Lab 8GLS Fundamentals and Simulation Setup
X and Z Propagation Through a Netlist
How do unknown (X) and high-impedance (Z) values propagate through a netlist?
Foundation·60 min·Testbench·3 challengesFoundationPublishedPaid - Lab 9GLS Fundamentals and Simulation Setup
Debugging an RTL-vs-GLS Waveform Mismatch
How do you debug a mismatch between RTL and gate-level waveforms?
Foundation·75 min·Testbench·3 challengesFoundationPublishedPaid - Lab 10GLS Fundamentals and Simulation Setup
A Reproducible RTL-versus-GLS Regression
How do you create a reproducible RTL-versus-GLS regression?
Foundation·75 min·Testbench·3 challengesFoundationPublishedPaid
Module 2RTL Coding Techniques and Synthesis Behavior
Assignment semantics, latches, case statements, FSMs, resets, enables and width errors after synthesis.
- Lab 11RTL Coding Techniques and Synthesis Behavior
Blocking vs Nonblocking Assignments in GLS
How do blocking and nonblocking assignments influence RTL-versus-GLS behavior?
Intermediate·75 min·Testbench·3 challengesIntermediatePublishedPaid - Lab 12RTL Coding Techniques and Synthesis Behavior
Detecting Inferred Latches
How can incomplete combinational assignments infer latches, and how do you detect them?
Intermediate·75 min·Testbench·3 challengesIntermediatePublishedPaid - Lab 13RTL Coding Techniques and Synthesis Behavior
Incomplete Case Statements After Synthesis
How do incomplete case statements affect synthesized hardware behavior?
Intermediate·75 min·Testbench·3 challengesIntermediatePublishedPaid - Lab 14RTL Coding Techniques and Synthesis Behavior
FSM Encoding and Transitions After Synthesis
How do you verify FSM encoding and state transitions after synthesis?
Intermediate·75 min·Testbench·3 challengesIntermediatePublishedPaid - Lab 15RTL Coding Techniques and Synthesis Behavior
Reset Polarity and Reset-Release Defects
How do you detect and correct reset polarity and reset-release defects?
Intermediate·75 min·Testbench·3 challengesIntermediatePublishedPaid - Lab 16RTL Coding Techniques and Synthesis Behavior
Asynchronous- and Synchronous-Reset Flip-Flops
How do you verify asynchronous-reset and synchronous-reset flip-flops in GLS?
Intermediate·75 min·Testbench·3 challengesIntermediatePublishedPaid - Lab 17RTL Coding Techniques and Synthesis Behavior
X from Partially Initialized Registers
How do you investigate X propagation caused by partially initialized registers?
Intermediate·75 min·Testbench·3 challengesIntermediatePublishedPaid - Lab 18RTL Coding Techniques and Synthesis Behavior
Clock-Enable and Conditional Register Updates
How do you verify clock-enable and conditional register-update logic after synthesis?
Intermediate·75 min·Testbench·3 challengesIntermediatePublishedPaid - Lab 19RTL Coding Techniques and Synthesis Behavior
Unintended Priority Logic and Timing Depth
How do you identify unintended priority logic and synthesis-induced timing depth?
Intermediate·75 min·Testbench·3 challengesIntermediatePublishedPaid - Lab 20RTL Coding Techniques and Synthesis Behavior
Width and Signedness Mismatches
How do you debug a counter or datapath mismatch caused by width and signedness errors?
Intermediate·75 min·Testbench·3 challengesIntermediatePublishedPaid
Module 3Timing-Aware GLS and SDF Annotation
SDF annotation, min/typ/max delays, setup, hold, recovery/removal and pulse-width violations, STA correlation.
- Lab 21Timing-Aware GLS and SDF Annotation
Annotating SDF onto a Netlist
How do you annotate an SDF file onto a gate-level netlist?
Advanced·90 min·Testbench·3 challengesAdvancedPublishedPaid - Lab 22Timing-Aware GLS and SDF Annotation
Missing or Incorrect SDF Annotations
How do you detect missing or incorrect SDF annotations?
Advanced·90 min·Testbench·3 challengesAdvancedPublishedPaid - Lab 23Timing-Aware GLS and SDF Annotation
Minimum, Typical and Maximum Delays
How do minimum, typical, and maximum delay selections affect simulation results?
Advanced·90 min·Testbench·3 challengesAdvancedPublishedPaid - Lab 24Timing-Aware GLS and SDF Annotation
Creating and Diagnosing a Setup Violation
How do you create and diagnose a setup-time violation?
Advanced·90 min·Testbench·3 challengesAdvancedPublishedPaid - Lab 25Timing-Aware GLS and SDF Annotation
Creating and Diagnosing a Hold Violation
How do you create and diagnose a hold-time violation?
Advanced·90 min·Testbench·3 challengesAdvancedPublishedPaid - Lab 26Timing-Aware GLS and SDF Annotation
Clock Skew, Propagation Delay and Captured Data
How do clock skew and propagation delay influence captured data?
Advanced·90 min·Testbench·3 challengesAdvancedPublishedPaid - Lab 27Timing-Aware GLS and SDF Annotation
Recovery and Removal Violations
How do you investigate a recovery or removal timing violation?
Advanced·90 min·Testbench·3 challengesAdvancedPublishedPaid - Lab 28Timing-Aware GLS and SDF Annotation
Glitches from Unequal Path Delays
How do you detect glitches caused by unequal combinational path delays?
Advanced·90 min·Testbench·3 challengesAdvancedPublishedPaid - Lab 29Timing-Aware GLS and SDF Annotation
Pulse-Width Violations and Notifiers
How do you diagnose pulse-width violations and timing-check notifiers?
Advanced·90 min·Testbench·3 challengesAdvancedPublishedPaid - Lab 30Timing-Aware GLS and SDF Annotation
Correlating SDF Failures with STA
How do you correlate an SDF timing failure with a static timing analysis report?
Advanced·105 min·Testbench·3 challengesAdvancedPublishedPaid
Module 4Advanced GLS Verification and Debugging
Race-free sampling, handshakes and FIFOs under delay, reset release, CDC, clock gating and regression triage.
- Lab 31Advanced GLS Verification and Debugging
Avoiding Sampling Races in GLS Testbenches
How do you adapt an RTL testbench to avoid sampling races in GLS?
Advanced·105 min·Testbench·3 challengesAdvancedPublishedPaid - Lab 32Advanced GLS Verification and Debugging
Clocking Blocks for Gate-Level Outputs
How do you use SystemVerilog clocking blocks to sample gate-level outputs safely?
Advanced·105 min·Testbench·3 challengesAdvancedPublishedPaid - Lab 33Advanced GLS Verification and Debugging
Ready/Valid Handshakes with Gate Delays
How do you verify a ready/valid handshake with gate-level delays?
Advanced·105 min·Testbench·3 challengesAdvancedPublishedPaid - Lab 34Advanced GLS Verification and Debugging
FIFO Behavior at Gate Level
How do you verify FIFO write, read, full, and empty behavior in GLS?
Advanced·105 min·Testbench·3 challengesAdvancedPublishedPaid - Lab 35Advanced GLS Verification and Debugging
Real X Defects vs Modeling Artifacts
How do you distinguish real X-propagation defects from simulator modeling artifacts?
Advanced·105 min·Testbench·3 challengesAdvancedPublishedPaid - Lab 36Advanced GLS Verification and Debugging
Asynchronous-Reset Release Near a Clock Edge
How do you verify an asynchronous-reset release near a clock edge?
Advanced·105 min·Testbench·3 challengesAdvancedPublishedPaid - Lab 37Advanced GLS Verification and Debugging
A CDC Failure Exposed by GLS
How do you investigate a clock-domain crossing failure exposed during GLS?
Advanced·105 min·Testbench·3 challengesAdvancedPublishedPaid - Lab 38Advanced GLS Verification and Debugging
Clock Gating with Realistic Timing
How do you verify a clock-gating implementation with realistic timing?
Advanced·105 min·Testbench·3 challengesAdvancedPublishedPaid - Lab 39Advanced GLS Verification and Debugging
Assertions and Scoreboards Without False Failures
How do you use assertions and scoreboards without false GLS failures?
Advanced·105 min·Testbench·3 challengesAdvancedPublishedPaid - Lab 40Advanced GLS Verification and Debugging
Isolating a Failing Transaction in a Large Regression
How do you isolate a failing transaction in a large gate-level regression?
Advanced·105 min·Testbench·3 challengesAdvancedPublishedPaid
Module 5Industry-Style GLS Debugging and Signoff
Reset and power-on assumptions, multi-cycle and pipelined paths, automated regression and end-to-end signoff.
- Lab 41Industry-Style GLS Debugging and Signoff
A GLS Failure from an Incorrect Reset Sequence
How do you debug a GLS failure caused by an incorrect reset sequence?
Expert·135 min·Testbench·3 challengesExpertPublishedPaid - Lab 42Industry-Style GLS Debugging and Signoff
Power-On Initialization Assumptions
How do you verify power-on initialization assumptions in a synthesized design?
Expert·135 min·Testbench·3 challengesExpertPublishedPaid - Lab 43Industry-Style GLS Debugging and Signoff
Multi-Cycle Datapaths and Timing Constraints
How do you verify a multi-cycle datapath using GLS and timing constraints?
Expert·135 min·Testbench·3 challengesExpertPublishedPaid - Lab 44Industry-Style GLS Debugging and Signoff
Timing Failure at a Pipeline Boundary
How do you investigate a timing failure at a pipelined datapath boundary?
Expert·135 min·Testbench·3 challengesExpertPublishedPaid - Lab 45Industry-Style GLS Debugging and Signoff
Functional Mismatches vs SDF-Induced Failures
How do you distinguish functional mismatches from SDF-induced timing failures?
Expert·135 min·Testbench·3 challengesExpertPublishedPaid - Lab 46Industry-Style GLS Debugging and Signoff
Automated GLS Regression with Structured Reporting
How do you build an automated GLS regression with structured failure reporting?
Expert·150 min·Testbench·3 challengesExpertPublishedPaid - Lab 47Industry-Style GLS Debugging and Signoff
RTL, Netlist and Testbench Assumption Mismatches
How do you diagnose mismatches between RTL, synthesized netlist, and testbench assumptions?
Expert·150 min·Testbench·3 challengesExpertPublishedPaid - Lab 48Industry-Style GLS Debugging and Signoff
A Small APB Peripheral at Gate Level
How do you verify a small APB peripheral at gate level?
Expert·150 min·Testbench·3 challengesExpertPublishedPaid - Lab 49Industry-Style GLS Debugging and Signoff
GLS Review of a FIFO-Based Subsystem
How do you perform a complete GLS verification review for a FIFO-based subsystem?
Expert·180 min·Testbench·3 challengesExpertPublishedPaid - Lab 50Industry-Style GLS Debugging and Signoff
End-to-End RTL-to-GLS Signoff
How do you execute an end-to-end RTL-to-GLS verification and debug signoff exercise?
Expert·180 min·Testbench·3 challengesExpertPublishedPaid