Skip to content
VLSI Mentor
MCQ · AMBA AXI

AMBA AXI MCQ Pack

Protocol-engineering MCQs for AMBA AXI and AXI4-Lite — the five independent channels, the VALID/READY transfer contract and its dependency rules, INCR/WRAP/FIXED bursts and the 4 KB boundary, WSTRB byte lanes, WLAST and RLAST, BRESP and RRESP semantics, transaction IDs, outstanding transactions and ordering, interconnect arbitration, RTL implementation, SVA protocol checking and waveform forensics.

Papers30Per paper20 QsPrice₹999Free3 free papers

Free Assessment Path · sign in to start

3 free papers · 20 questions each · every chapter sampled. Work from Easy to Advanced — free with your account.

1Free · Foundation

AMBA AXI Foundation — Free Diagnostic

20 questions · 30 min

Bus RoleArchitectureWrite PathRead PathHandshakeBursts+3 more
2Free · Intermediate

AMBA AXI Intermediate — Free Diagnostic

20 questions · 35 min

Channel InteractionHandshakeBurstsAddress & ControlDebuggingResponses+5 more
3Free · Advanced

AMBA AXI Advanced — Free Diagnostic

20 questions · 45 min

DeadlockRTL DesignPerformanceOrderingAtomicityBursts+4 more

30 papers · sign in required

Sign in to enroll
  • paper-001Locked

    Transaction & Handshake Foundation

    20 questions30 minFoundation
    Locked
  • paper-002Locked

    Bursts, Addressing & Byte Lanes

    20 questions30 minFoundation
    Locked
  • paper-003Locked

    System Behaviour — Responses, IDs & Integration

    20 questions30 minFoundation
    Locked
  • paper-004Locked

    Handshake Integration & Robustness

    20 questions30 minFoundation
    Locked
  • paper-005Locked

    Burst, Byte-Lane & Boundary Reasoning

    20 questions30 minFoundation
    Locked
  • paper-006Locked

    System Integration & Debugging

    20 questions30 minFoundation
    Locked
  • paper-007Locked

    Robust Endpoint Design

    20 questions30 minFoundation
    Locked
  • paper-008Locked

    Practical Address & Transfer Geometry

    20 questions30 minFoundation
    Locked
  • paper-009Locked

    Interconnect & System Integration

    20 questions30 minFoundation
    Locked
  • paper-010Locked

    Foundation Capstone

    20 questions30 minFoundation
    Locked
  • paper-011Locked

    Channel Interaction & Timing

    20 questions35 minIntermediate
    Locked
  • paper-012Locked

    Bursts, Byte Lanes & Transfer Debugging

    20 questions35 minIntermediate
    Locked
  • paper-013Locked

    IDs, Outstanding, Ordering & Performance

    20 questions35 minIntermediate
    Locked
  • paper-014Locked

    Handshake RTL, Buffering & Throughput

    20 questions35 minIntermediate
    Locked
  • paper-015Locked

    Burst Geometry, Byte Lanes & Address Debug

    20 questions35 minIntermediate
    Locked
  • paper-016Locked

    Outstanding Capacity, Trackers & Reordering Limits

    20 questions35 minIntermediate
    Locked
  • paper-017Locked

    Cycle-Level Evidence & Transaction Reconstruction

    20 questions35 minIntermediate
    Locked
  • paper-018Locked

    Diagnostic Method: Evidence, Checkers & Attribution

    20 questions35 minIntermediate
    Locked
  • paper-019Locked

    Interposed Components & Boundary Integrity

    20 questions35 minIntermediate
    Locked
  • paper-020Locked

    Guarantees, Envelopes & What AXI Leaves to the System

    20 questions35 minIntermediate
    Locked
  • paper-021Locked

    Forward Progress: Deadlock, Starvation & Resource Limits

    20 questions45 minAdvanced
    Locked
  • paper-022Locked

    Transaction Identity Across a Splitting Bridge

    20 questions45 minAdvanced
    Locked
  • paper-023Locked

    Protocol Legality vs System Correctness

    20 questions45 minAdvanced
    Locked
  • paper-024Locked

    Performance Consequences of Legal Microarchitecture

    20 questions45 minAdvanced
    Locked
  • paper-025Locked

    Verification Evidence & Root-Cause Attribution

    20 questions45 minAdvanced
    Locked
  • paper-026Locked

    Reset, Quiescence & Recovery Across Domains

    20 questions45 minAdvanced
    Locked
  • paper-027Locked

    Clock-Domain Crossing & Asynchronous Bridge Correctness

    20 questions45 minAdvanced
    Locked
  • paper-028Locked

    Atomicity, Exclusivity & Ordering Boundaries

    20 questions45 minAdvanced
    Locked
  • paper-029Locked

    Capability Reduction: What Survives an AXI4-Lite Boundary

    20 questions45 minAdvanced
    Locked
  • paper-030Locked

    Multi-Layer Causal Reconstruction

    20 questions45 minAdvanced
    Locked