Skip to content
VLSI Mentor
MCQ · AMBA AHB

AMBA AHB MCQ Pack

Protocol-engineering MCQs for AMBA AHB and AHB-Lite — the two-phase pipeline where a transfer's data phase overlaps the next transfer's address phase, HTRANS sequencing, HREADY versus per-subordinate HREADYOUT, wait states that stretch both phases in lockstep, bursts with BUSY and wrapping, the two-cycle ERROR handshake, manager and subordinate RTL, SVA and waveform forensics. Code-rich and pipeline-centred, mapped to the AMBA AHB curriculum.

Papers20Per paper20 QsPrice₹499Free2 free papers

Free Assessment Path · sign in to start

2 free papers · 20 questions each · every chapter sampled. Work from Easy to Advanced — free with your account.

1Free · Intermediate

AHB Timing & Transfer Reasoning — Free Intermediate Challenge

20 questions · 35 min

PipelineWait StatesTransfer TypesBurstsRead & Write PathsSubordinate Selection+2 more
2Free · Advanced

AHB Advanced Engineering Challenge — RTL, Verification and Debug

20 questions · 45 min

Error ResponseWaveform DiagnosisManager RTLSubordinate RTLAssertionsVerification+2 more

20 papers · sign in required

Sign in to enroll
  • paper-001Locked

    AHB Foundations — Architecture, Signals and Transfer Basics

    20 questions28 minFoundation
    Locked
  • paper-002Locked

    AHB Read & Write Timing — Address and Data Phase Reasoning

    20 questions30 minFoundation
    Locked
  • paper-003Locked

    HTRANS, HREADY & Transfer Sequencing — AHB Foundation

    20 questions30 minFoundation
    Locked
  • paper-004Locked

    HSIZE, HBURST & Burst Fundamentals — AHB Foundation

    20 questions32 minFoundation
    Locked
  • paper-005Locked

    AHB Pipeline Timing & Overlapping Transfers — Intermediate

    20 questions35 minIntermediate
    Locked
  • paper-006Locked

    AHB Wait States & Pipeline Consequences — Intermediate

    20 questions38 minIntermediate
    Locked
  • paper-007Locked

    AHB Bursts, SEQ/NONSEQ, BUSY & Boundary Reasoning — Intermediate

    20 questions38 minIntermediate
    Locked
  • paper-008Locked

    AHB Responses, Subordinate Selection & Data Timing — Intermediate

    20 questions38 minIntermediate
    Locked
  • paper-009Locked

    AHB RTL Transfer Control & Waveform Reasoning — Intermediate

    20 questions40 minIntermediate
    Locked
  • paper-010Locked

    AHB Manager RTL & Request-Control Architecture — Difficult

    20 questions45 minAdvanced
    Locked
  • paper-011Locked

    AHB Subordinate RTL, HREADYOUT & Response Paths — Difficult

    20 questions45 minAdvanced
    Locked
  • paper-012Locked

    AHB Burst Corner Cases & Pipeline State Tracking — Difficult

    20 questions45 minAdvanced
    Locked
  • paper-013Locked

    AHB Error Responses, Stalls & Integration Failures — Difficult

    20 questions45 minAdvanced
    Locked
  • paper-014Locked

    AHB Verification, Assertions & Waveform Debugging — Difficult

    20 questions45 minAdvanced
    Locked
  • paper-015Locked

    AHB Advanced Manager & Subordinate Microarchitecture

    20 questions50 minAdvanced
    Locked
  • paper-016Locked

    AHB Advanced SVA & Protocol Invariants

    20 questions50 minAdvanced
    Locked
  • paper-017Locked

    AHB UVM Agent, Monitor and Scoreboard Architecture

    20 questions50 minAdvanced
    Locked
  • paper-018Locked

    Advanced Burst and Pipeline Forensic Debugging

    20 questions55 minAdvanced
    Locked
  • paper-019Locked

    AHB Bridge, Subsystem Integration & Complex Corner Cases

    20 questions55 minAdvanced
    Locked
  • paper-020Locked

    AHB Interview Mastery Final — Advanced Engineering Capstone

    20 questions60 minAdvanced
    Locked