top of page
16.2. Sequential UDPs
Sequential UDPs define state-holding elements using state tables. The output depends on current inputs AND the current state. They require initialization.
Syntax and Structure
Verilog
Edge Notation for Sequential UDPs
.png)
.png)
Basic Sequential UDP Examples
Verilog
Advanced Sequential Examples
Verilog
bottom of page