top of page

17.2. Lumped Delay

Lumped delay concentrates all delays at the output of a module. The internal logic executes with zero delay, and the total delay is applied at the output.

Characteristics

Single delay at module output

Internal logic has zero delay

Total propagation delay lumped together

Cleaner code - timing separate from logic

Easier to maintain

Basic Examples

Verilog

Advantages and Disadvantages

ADVANTAGES:

Clean separation of timing and logic

Easy to maintain and update delays

Simple to disable for functional simulation

Centralized delay specification

DISADVANTAGES:

Less accurate than distributed delays

Doesn't model internal timing

Can't model path-specific delays

Not suitable for detailed timing analysis

Distributed delay

pin-to-pin delay

bottom of page