17. Introduction to Delay Modeling
​
Delay modeling in Verilog is the representation of signal propagation time through hardware components. Accurate delay modeling is essential for timing simulation, verification, and ensuring that designs meet timing constraints in real hardware.
​
Why Delay Modeling?
​
-
Timing Accuracy: Simulate real hardware propagation delays
​
-
Verification: Detect setup/hold violations, race conditions
​
-
Performance Analysis: Determine maximum operating frequency
​
-
Power Estimation: Dynamic power depends on transitions
​
-
STA Support: Enable static timing analysis
​
Types of Delays in Verilog
​
-
Inertial Delay: Default in Verilog, filters glitches
​
-
Transport Delay: Propagates all transitions (not standard)
​
-
Rise/Fall Delays: Different delays for 0→1 and 1→0
​
-
Turn-on/Turn-off: Delays for tri-state transitions
​
Delay Specification Formats
Verilog
Types of Delay Models
Verilog supports three primary delay modeling approaches, each suited for different levels of abstraction and accuracy requirements.
.png)
17.1. Distributed Delay
​
17.2. Lumped Delay
​
17.3. Pin-to-Pin Delay
​
17.4. Specify Block